发明名称 FLASH EEPROM SYSTEM
摘要 <p>PURPOSE: To withstand a number of times of reading/erasing and to improve the reliability by constituting an array of on-chip EEprom cells in sectors and simultaneously erasing all cells contained in each such cell. CONSTITUTION: Each having an array of flash EEprom cells, the array is divided into plural sectors, with each sector provided with one or more integrated circuit chips that are addressable so as to erase simultaneously all cells contained in the sector. In addition, a means for selecting plural sectors from one or more chips for an erasing operation is provided, as is a means for carrying out simultaneous erasure only for the selected sectors. Consequently, reliability can be improved.</p>
申请公布号 JPH02292798(A) 申请公布日期 1990.12.04
申请号 JP19900099114 申请日期 1990.04.12
申请人 SANDEISUKU CORP 发明人 ERIYAHOU HARARI;ROBAATO DEII NOOMAN;SANJIEI MEEROTORA
分类号 G11C16/02;G06F3/06;G06F11/10;G06F12/00;G06F12/02;G06F12/08;G06F12/12;G06F12/16;G11C5/00;G11C8/02;G11C8/12;G11C11/56;G11C16/06;G11C16/10;G11C16/16;G11C16/34;G11C17/00;G11C29/00;G11C29/04;G11C29/26;G11C29/34;G11C29/52;H01L21/82;H01L21/8247;H01L27/115;H01L29/788;H01L29/792 主分类号 G11C16/02
代理机构 代理人
主权项
地址
您可能感兴趣的专利