| 摘要 |
The apparatus for improving operation speed by demodulating code word every half period of clock signal includes a controller(300) comprising of latches(331,332,364,365) latching length signal, selectors(334,363) providing the length signal of the latches, and adders(333,361,362) adding the length signal.
|
