| 摘要 |
A semiconductor memory comprising semiconductor elements organized into a plurality of sub-systems individually provided with respective power supply switches each actuated in synchronism with or in response to the select signal to the corresponding sub-system, whereby a predetermined amount of power is supplied only to the selected sub-system while the remaining sub-systems receive no power or just sufficient power to maintain their memory content.
|
