发明名称 INFORMATION PROCESSOR
摘要 PURPOSE:To easily point a faulty one out of plural LSIs. CONSTITUTION:An information processor contains a bidirectional data bus (a), an input/output control circuit 16 which controls the input/output of data to the bus (a), and a data check circuit 15 which checks the input data received from the bus (a). Furthermore the LSI 11-14 which are connected to each other via the bus (a) are added together with an error register 17 which holds the errors detected by the circuit 15 in response to the LSI 11-14, and a bus emission register 18 which stores a fact whether each LSI inputs or outputs the data from or to the bus (a) and holds the value of the error registered in the register 17.
申请公布号 JPH0573352(A) 申请公布日期 1993.03.26
申请号 JP19910157294 申请日期 1991.06.28
申请人 NEC IBARAKI LTD 发明人 EDA YOSHINORI
分类号 G01R31/317;G06F11/22 主分类号 G01R31/317
代理机构 代理人
主权项
地址