发明名称 Access request prioritization and summary device
摘要 An access request prioritization and summary device for determining the current highest priority among n entities. The device includes a bitmap having n bit storage locations. Each one of the n bit storage locations corresponds to one of the entities and is used to store a value which represents when the corresponding entity is available for prioritization. A plurality of combinational logic blocks are connected to the bitmap so that each one of the combinational logic blocks receives a preselected portion of the values stored in the n bit storage locations of the bitmap. Each one of the combinational logic blocks has a token signal input and a token signal output. The token signal inputs and outputs are coupled together to form a series of token signal links between the combinational logic blocks. When certain preselected highest priority determination conditions occur within one of the combinational logic blocks, the combinational logic block generates a token signal which serves as the token signal to the respective succeeding combinational logic block. Each combinational logic block is capable of receiving a token signal from the previous combinational logic block and is responsive to the input of a token signal to determine a current highest priority from the values which it received as input signals.
申请公布号 US5202999(A) 申请公布日期 1993.04.13
申请号 US19920819186 申请日期 1992.01.10
申请人 DIGITAL EQUIPMENT CORPORATION 发明人 LENTHALL, JOHN M.;CROOK, NEAL A.;MCGREAL, HELEN C.;SEAMAN, MICHAEL J.
分类号 G06F13/37 主分类号 G06F13/37
代理机构 代理人
主权项
地址