| 摘要 |
The specification discloses a parallel digital differential analyzer employing a first register, a circulating adder and a plurality of JK flip-flops for updating the adder, the flip-flops being controlled from a clock source. The polarity and magnitude of the overflow is detected by polarity sensitive logical single shot multivibrators connected to the output of a selected JK flip-flop.
|
