发明名称 DECODER IN TELEVISION SIGNAL CODING
摘要 <p>PURPOSE:To obtain a simple and economical decoder while decreasing number of delay elements by using a horizontal period delay element in common and using this output to an input of a two-dimension filter and a 2-dimension forecast circuit. CONSTITUTION:A memory 4 is used as a delay element for one picture element share for horizontal period, a latch 7 is used as a delay element for one picture element share so as to form the circuitry to be the delay element for one horizontal period in total. Then outputs of the memory 4 and the latch 7 are led out, a coefficient is multiplied respectively to them and the sum is obtained at product sum circuits 8, 9 so as to attain forecast operation. In using the delay element and the latch in common properly in this way, a forecast circuit and a filter are constituted, a forecast output is obtained from an output terminal 5 and a filter output is obtained from an output terminal 6.</p>
申请公布号 JPS60102071(A) 申请公布日期 1985.06.06
申请号 JP19830209053 申请日期 1983.11.09
申请人 HITACHI SEISAKUSHO KK 发明人 TAKIZAWA MASAAKI;FUKINUKI NORIHIKO
分类号 H03M3/00;H04N19/50 主分类号 H03M3/00
代理机构 代理人
主权项
地址