首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
Binaer kodierter,dekadisch einstellbarer logarithmischer Teiler
摘要
申请公布号
DE1962725(A1)
申请公布日期
1971.11.11
申请号
DE19691962725
申请日期
1969.12.15
申请人
INSTITUT DR. FRIEDRICH FOERSTER PRUEFGERAETEBAU
发明人
KALISCH,ALFONS
分类号
G06J1/00
主分类号
G06J1/00
代理机构
代理人
主权项
地址
您可能感兴趣的专利
DARC SIGNAL DEMODULATION CIRCUIT ARRANGEMENT AND METHOD FOR OPERATING SAME
METHOD AND SYSTEM FOR PROVIDING SCRAMBLED CODED MULTIPLE ACCESS (SCMA)
Setting a Password an a Device
CHIP AUTHENTICATION TECHNOLOGY USING CARBON NANOTUBES
COMMUNICATION DEVICE, COMMUNICATION SYSTEM, COMMUNICATION METHOD, AND COMPUTER PROGRAM PRODUCT
Independent UART BRK Detection
TIMESLOT MAPPING AND/OR AGGREGATION ELEMENT FOR DIGITAL RADIO FREQUENCY TRANSPORT ARCHITECTURE
DATA STREAM DIVISION TO INCREASE DATA TRANSMISSION RATES
METHODS AND NODES FOR SYNCHRONISATION OF NETWORKS
NETWORK CONTROLLER AND SIGNAL QUALITY ESTIMATING METHOD
RECEIVING CIRCUIT AND TRANSMITTING CIRCUIT, AND COMMUNICATION SYSTEM AND COMMUNICATION METHOD
RESOURCE ALLOCATION IN A DSL NETWORK
WIRELESS COMMUNICATIONS SYSTEMS USING MULTIPLE RADIOS
REMOVABLY ATTACHABLE MOBILE DEVICE CASE AND ACCESSORIES
WIRELESS DEVICE AND WIRELESS TRANSMISSION METHOD
Variation Calibration For Envelope Tracking On Chip
Techniques For Variable Forward Error Correction
SYSTEMS AND METHODS FOR INTERLEAVED CODED MODULATION WITH CONVOLUTIONAL CODING-BASED LOW-DENSITY PARITY CHECK CODES
DIGITAL PHASE CONTROL WITH PROGRAMMABLE TRACKING SLOPE
ULTRA LOW PHASE NOISE FREQUENCY SYNTHESIZER
