发明名称 |
SYNCHRONIZING A PHASE-LOCKED-LOOP FROM PHASE ENCODED SIGNALS |
摘要 |
In this invention a voltage controlled oscillator provides an output signal which is a clock signal. This is synchronized with the incoming phase-encoded (PE) signal through a phase detector in a phase-locked-loop (PLL). To synchronize the clock signal to the PE signal both signals must be negative-going and positive-going at the same time. This invention corrects the PE signal to a synchronizing signal, by use of an inverting element, whenever the PE signal and clock are not changing in the same direction. A NAND gate connected to the synchronizing signal and the clock senses differences and controls a flip-flop, which inverts the PE signal.
|
申请公布号 |
US3697884(A) |
申请公布日期 |
1972.10.10 |
申请号 |
USD3697884 |
申请日期 |
1971.07.16 |
申请人 |
TELEX COMPUTER PRODUCTS INC. |
发明人 |
LARRY W. FORT;CONNIE T. MARSHALL |
分类号 |
H03L7/08;H04L7/033;(IPC1-7):H03B3/04 |
主分类号 |
H03L7/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|