发明名称 EXPOSURE MASK AND MANUFACTURE OF SEMICONDUCTOR DEVICE
摘要 <P>PROBLEM TO BE SOLVED: To provide an exposure mask along with the manufacturing method of a semiconductor device capable of suppressing shortening as well as defective connection of a wiring or shortening in a lithography process in manufacturing a semiconductor device. <P>SOLUTION: A mask pattern 10 for an exposure mask consists of a wiring pattern 11 which ultraviolet light penetrates, and an auxiliary pattern 12 which is formed inside the wiring pattern 11 to shield the ultraviolet light. The auxiliary pattern 12 is formed in a second region 11-2 other than a first region 11-1 at the end 11a of the wiring pattern 11 parallel to the lengthwise direction of the wiring pattern 11 while away from the side surface of the wiring pattern 11. The length of the auxiliary pattern 12 in widthwise direction is set to be such value as not focused on a focusing plane where a mask pattern is focused. In the focusing plane, the illuminance of the region corresponding to the first region 11-1 of the wiring pattern 11 increases relative to the region corresponding to the second region 11-2, enlarges the region of uniform exposure amount, and suppresses shortening. <P>COPYRIGHT: (C)2006,JPO&NCIPI
申请公布号 JP2006019577(A) 申请公布日期 2006.01.19
申请号 JP20040196963 申请日期 2004.07.02
申请人 FUJITSU LTD 发明人 SUGIMOTO FUMITOSHI
分类号 H01L21/027;G03F1/36;G03F1/68;G03F7/20 主分类号 H01L21/027
代理机构 代理人
主权项
地址