发明名称 Method and apparatus for disabling a computer system bus upon detection of a power fault
摘要 One embodiment of a system for disabling a computer bus upon detection of a power fault includes a bus bridge device coupled to a bus and a power regulator that delivers power to the bus. If the power regulator detects a power fault, then the power regulator asserts a fault signal to the bus bridge device. The power regulator also removes power from the bus. The bus bridge device disconnects an internal logic unit from the bus in response to the assertion of the fault signal. The bus bridge device, in further response to the assertion of the fault signal, alerts the system of the power fault by asserting an interrupt signal.
申请公布号 US2002087919(A1) 申请公布日期 2002.07.04
申请号 US20000753006 申请日期 2000.12.29
申请人 BENNETT JOSEPH A. 发明人 BENNETT JOSEPH A.
分类号 G06F11/00;(IPC1-7):G06F11/00 主分类号 G06F11/00
代理机构 代理人
主权项
地址