发明名称 Memory protective circuit
摘要 A memory protective circuit comprising a RAM. An area of the RAM where any writing is inhibited is designated. When there are instructions to write into the area where any writing is inhibited, writing into the area is prevented.
申请公布号 US5564036(A) 申请公布日期 1996.10.08
申请号 US19940285763 申请日期 1994.08.03
申请人 CANON KABUSHIKI KAISHA 发明人 SUGAI, KAZUAKI
分类号 G06F12/16;G06F12/14;(IPC1-7):G06F12/14 主分类号 G06F12/16
代理机构 代理人
主权项
地址