发明名称 SWITCHING REGULATOR
摘要 PROBLEM TO BE SOLVED: To provide a switching regulator of natural commutation system in which aggravation of loss can be prevented by eliminating response lag of a switching element. SOLUTION: When a voltage Vds becomes 0, output from a voltage comparison circuit 11 goes high to set a flip-flop circuit (F. F. ) 12 and an LMOS is turned on. Consequently, a current IL flowing through a coil L begins to increase, and an off logic circuit 17 resets the F. F. 12 at the off timing of the LMOS depending on the output voltage Vout thus turning the LMOS off. Since the output from the F. F. 12 has been supplied to the set terminal of an F. F. 13 through an inversion circuit 14, the F. F. 13 is set at the same time as the LMOS is turned off and an HMOS is turned on through a gate driver circuit 16 for driving MOS. Since the HMOS has been turned on when the voltage Vds is increasing even if some response lag exist in the drive circuit, loss is not generated. COPYRIGHT: (C)2007,JPO&INPIT
申请公布号 JP2007104850(A) 申请公布日期 2007.04.19
申请号 JP20050294534 申请日期 2005.10.07
申请人 FUJITSU TEN LTD 发明人 KOMIYA MOTOKI
分类号 H02M3/155 主分类号 H02M3/155
代理机构 代理人
主权项
地址