发明名称 CIRCUIT FOR REDUCING SWITCHING TRANSIENTS IN FET OPERATED GATES
摘要 An FET analog gate includes two equal-valued resistors, one in the source path and one in the drain path of the FET, and a differential amplifier, one input connected to the FET source terminal and the other input connected to the FET drain terminal.
申请公布号 US3646364(A) 申请公布日期 1972.02.29
申请号 USD3646364 申请日期 1969.11.17
申请人 BELL TELEPHONE LABORATORIES INC. 发明人 WILLIAM KAMINSKI
分类号 H03F3/393;H03K7/02;(IPC1-7):H03K17/60 主分类号 H03F3/393
代理机构 代理人
主权项
地址