| 摘要 |
In a three-dimensional current coincident mode memory plane, inhibit lines, common-inhibit-sense lines and/or sense lines are divided into a plurality of pairs of wirings so as to be selectively driven through an address decode matrix by drivers and gate switches.
|
