发明名称 Anordnung für integrierte Halbleiterschaltung vom Master-Slice Typ.
摘要 An internal logic block (12) is arranged in a chip body (11), and I/O cells (13) and pads (14) are arranged in a peripheral portion of the chip body. Three I/O cells (13) are arranged for each pad.
申请公布号 DE68917515(T2) 申请公布日期 1995.02.09
申请号 DE1989617515T 申请日期 1989.05.16
申请人 KABUSHIKI KAISHA TOSHIBA, KAWASAKI, KANAGAWA, JP;TOSHIBA MICRO-ELECTRONICS CORP., KAWASAKI, JP 发明人 TANAKA, YASUNORI INTELLECTUAL PROPERTY DIVISION, MINATO-KU TOKYO 105, JP;KOBAYASHI, TERUO INTELLECTUAL PROPERTY DIVISIO, MINATO-KU TOKYO 105, JP;ISHIBASHI, MASAHIRO INTELLECTUAL PROPERTY DIVISION, MINATO-KU TOKYO 105, JP
分类号 H01L21/822;H01L21/82;H01L23/528;H01L27/04;H01L27/118;H03K19/173 主分类号 H01L21/822
代理机构 代理人
主权项
地址