发明名称 FET voltage reference circuit with threshold voltage compensation
摘要 A voltage converting circuit has an output MIS transistor which gives a low output impedance and outputs an intermediate level of power source voltage. The output level is set with a high accuracy through a voltage dividing ratio determined by an impedance element. This impedance element is connected with a compensating MIS transistor to compensate for variations of the gate threshold voltage caused by the manufacturing process.
申请公布号 US4692689(A) 申请公布日期 1987.09.08
申请号 US19870015529 申请日期 1987.02.12
申请人 FUJITSU LIMITED 发明人 TAKEMAE, YOSHIHIRO
分类号 H03K19/00;G05F1/56;G05F3/24;G11C11/407;H03H11/24;(IPC1-7):G05F3/24 主分类号 H03K19/00
代理机构 代理人
主权项
地址