摘要 |
A method for testing a memory with cell plates and bit-line plates comprises putting the memory in a test mode, applying a test pattern to the memory, then providing a first voltage higher than Vdd/2 to the cell plate when writing a '1' to a predetermined cell, providing a second voltage lower than Vdd/2 to the cell plate when writing a '0' to a predetermined cell, wherein the first and second voltages are applied to emulate weak charge storage in the memory cell, similarly, providing a third voltage higher than Vdd/2 to the bit-line plate when expecting to read a '1' from a predetermined cell, and providing a fourth voltage lower than Vdd/2 to the bit-line plate when expecting to read a '0' from a predetermined cell, wherein the third and fourth voltages are applied to emulate charge decay in the memory cell.
|