发明名称 Channel selecting system
摘要 A first channel selection signal generating circuit successively indicates selection of channels which can be received by the electronic tuner. A second channel selection signal generating circuit indicates selection of a particular channel. A channel selection signal switching circuit effects switching between these two outputs so as to output one of them to an electronic tuner. A digitizing circuit converts the output from the electronic tuner into its digital signal. A scan line converting circuit outputs a signal which has been formed from the digital signal by reducing the number of horizontal scan lines so that the output is stored into a texture memory, as one sub-frame image for each channel. A graphics engine subjects the image data loaded from the texture memory to a 3D image process and stores it into a video image memory. A video signal selecting circuit switches the output between the video signal from the electronic tuner and the video signal loaded from the video image memory so as to output the selected one on a display unit.
申请公布号 GB9710055(D0) 申请公布日期 1997.07.09
申请号 GB19970010055 申请日期 1997.05.16
申请人 SHARP KABUSHIKI KAISHA 发明人
分类号 H04N5/262;H03J5/00;H04B1/16;H04N5/44;H04N5/45;H04N5/50;H04Q9/00 主分类号 H04N5/262
代理机构 代理人
主权项
地址