发明名称 BIPOLAR CLOCK DISTURBANCE DETECTION CIRCUIT
摘要 PURPOSE: To realize a bipolar clock disturbance detection circuit in which the disturbance of a bipolar clock is surely detected. CONSTITUTION: A bipolar clock disturbance detection circuit is made up of a unipolar signal extract means 1, a 1st abnormality discrimination means 3, a 2nd abnormality discrimination means 5, and an OR circuit 7. A pulse detection circuit 11 of the extract means 1 extracts a positive polarity pulse S1 from a bipolar clock BCL and a pulse detection circuit 12 extracts a negative polarity pulse S2. The abnormality discrimination means 3 allows a register 32 to shift frequency division data S3 of the pulse S1 by a frequency dividing circuit 31 by using the pulse S2 as a clock and discriminates it to be an error when the shifted result differs from a predetermined value. An abnormality discrimination means 5 allows a register 52 to shift the frequency division data S4 of the pulse S2 by a frequency divider circuit 51 by using the pulse S1 as a clock and discriminates it to be an error when the shifted result differs from a predetermined value.
申请公布号 JPH08204760(A) 申请公布日期 1996.08.09
申请号 JP19950011601 申请日期 1995.01.27
申请人 NEC CORP 发明人 TAKAHASHI YASUNORI
分类号 H04L25/49;G06F1/04;H03K5/19;H04L7/00;H04L7/08;H04L25/02;H04L25/34 主分类号 H04L25/49
代理机构 代理人
主权项
地址