发明名称 Phase locking system for television signals using digital memory techniques
摘要 An electronic system phase locks one or more input television signals to a signal of reference frequency and phase. The incoming signal is sampled at a first clock rate and phase, pulse code modulated, and stored in memory. The stored video information is then read out from memory under control of a second and independent clock which corresponds in its essential timing aspects to the reference signal.
申请公布号 US3909839(A) 申请公布日期 1975.09.30
申请号 US19730352656 申请日期 1973.04.19
申请人 NIPPON ELECTRIC COMPANY LIMITED 发明人 INABA, MASAO;KASHIGI, KAZUO;MAKARA, SATOSHI;NAKAMURA, HARUNOBU
分类号 H04N5/956;G11B20/02;H04N5/067;H04N5/073;H04N5/12;H04N9/877;H04N9/896;(IPC1-7):H04N9/00;H04N5/76 主分类号 H04N5/956
代理机构 代理人
主权项
地址