| 摘要 |
A two-core dc to dc converter power transformer having duo reset coils circuit interconnected for compensating volt-second unbalance. The circuit interconnect between the reset coils on both cores includes current limiting means limiting current flow after core reset to saturation and diode signal rectifying means.
|
