| 摘要 |
<p>A semiconductor integrated circuit of the present invention comprises a memory cell array (AND, OR) and sense amplifiers (SAi) connected to memory cells in the memory cell array through read lines (RLi) and having a pattern width greater than the pattern width of the memory cells. The sense amplifiers are arranged in a matrix. <IMAGE></p> |
