发明名称 Phase controlled decoder for bubble memories
摘要 An on-chip magnetic bubble decoder comprising a plurality of sequentially operated gates oriented to be responsive to different phases of the rotating in-plane magnetic field and connected to a conductor which is pulsed at the selected phase of the cycle to transfer bubbles from one track onto different tracks to be propagated therefrom. In its simplest form, one gate oriented to be operated during the phase 2 time of the cycle and a second gate oriented to be responsive to the phase 1 time of the cycle, all operable by a single conductor, thus form a four output decoder with two gates and a single conductor. A second conductor controls a third gate which modulates the bubble stream to control the data being decoded.Further embodiments of the invention include 8 output decoder (2 data bits decoded into 1 of 4 paths) with only two conductors for activating the gates and a 1 of 16 output decoder with 2 conductors for decoding and a third for data control. In another embodiment the 16 output decoder is arranged with the data control gates located at the decoder output to reduce write cycle latency.
申请公布号 US4228521(A) 申请公布日期 1980.10.14
申请号 US19790018513 申请日期 1979.03.08
申请人 BURROUGHS CORPORATION 发明人 SCHWARTZ, SIDNEY J.
分类号 G11C19/08;(IPC1-7):G11C19/08 主分类号 G11C19/08
代理机构 代理人
主权项
地址