发明名称
摘要 <p>A zero power decoder/driver circuit for high performance array chips dissipates zero power when in the deselected state. The decoder/driver circuit is a complementary bipolar circuit comprising a first bipolar transistor of a first conductivity type having its base connected to a down level decoded output of a first level decoder and its emitter connected to an up level decoded output of said first level decoder. The decoder/driver circuit is selected by a predetermined voltage differential across the base/emitter circuit of the first transistor. A diode-connected second bipolar transistor of a second conductivity type is connected to the collector of said first bipolar transistor. A line driver third bipolar transistor of the second conductivity type is connected to a load resistor and mirrors current flowing in said second bipolar transistor. When the second state decoder is deselected, no current flows in the second bipolar transistor of second conductivity type and, therefore, no current is mirrored into the third bipolar transistor of second conductivity type, thus resulting in zero power dissipation. Since only one word line and one bit column are selected at a time, total power dissipation can be substantially reduced.</p>
申请公布号 JP2549248(B2) 申请公布日期 1996.10.30
申请号 JP19930151778 申请日期 1993.06.23
申请人 INTAANASHONARU BIJINESU MASHIINZU CORP 发明人 UORUTAA SUTANREE KURARA;FURANKU ARUFURETSUDO MONTEGARI
分类号 G11C11/415;G11C8/10;G11C11/407;G11C11/413;G11C16/06;G11C17/00;H03K19/00;H03K19/082;(IPC1-7):G11C11/415 主分类号 G11C11/415
代理机构 代理人
主权项
地址