| 摘要 |
<p>A data processing system having a plurality of registers (10) and an arithmetic logic unit (20, 22, 24) is responsive to program instruction words. At least one program instruction word includes a destination register bit field < dest > specifying a destination register of a result data word and a destination register write disable flag for disabling writing of that result data word to the destination register.</p> |
