首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
VISUAL INSPECTION METHOD
摘要
申请公布号
JPH0235342(A)
申请公布日期
1990.02.05
申请号
JP19880186380
申请日期
1988.07.25
申请人
DATSUKU ENG KK
发明人
KIDO ISAO
分类号
G01B11/24;G01N21/88;G01N21/93;G06T1/00;H04N7/18
主分类号
G01B11/24
代理机构
代理人
主权项
地址
您可能感兴趣的专利
Pizza cutter
Barbeque grill cooking apparatus
Broom
Glazing mullion
Sneaker
SYSTEM AND A METHOD FOR RESERVING AND PROCESSING A MESSAGE, PARTICULARLY FOR ALLOWING A USER TO SEND DESIRED CONTENTS TO A SPECIFIC PERSON AT A DESIRED DATE/TIME
PREDIGESTED SEED FOOD COMPOSITION
2-UREIDO-6-HETEROARYL-3H-BENZOIMIDAZOLE-4-CARBOXYLIC ACID DERIVATIVES AND RELATED COMPOUNDS AS GYRASE AND/OR TOPOISOMERASE IV INHIBITORS FOR THE TREATMENT OF BACTERIAL INFECTIONS
MELANOCORTIN RECEPTOR LIGANDS
PATTERN CHARACTERISTIC EXTRACTION METHOD AND DEVICE FOR THE SAME
APPARATUS AND A METHOD FOR TRANSMITTING/RECEIVING CODED SYMBOLS IN A MOBILE COMMUNICATION SYSTEM SUPPORTING HARQ, PARTICULARLY FOR EFFECTIVELY UTILIZING TIME DIVERSITY BY TEMPORALLY DISPOSING CODED SYMBOLS AT A PLURALITY OF WALSH CODES IN CASE OF TRANSMITTING A SUBPACKET WITH THE PLURALITY OF WALSH CODES
METHOD FOR FORMING INDUCTOR OF SEMICONDUCTOR DEVICE TO DECREASE NUMBER OF PROCESSES AND ELIMINATE POSSIBILITY OF DEFECT OCCURRING IN ELECTROPLATING PROCESS
METHOD FOR FORMING TRENCH OF SEMICONDUCTOR DEVICE TO FORM UNIFORM UPPER CORNER REGARDLESS OF PATTERN SIZE OF TRENCH AND PREVENT FORMATION OF DOUBLE SLOPE ON INNER WALL OF TRENCH
METHOD FOR FORMING METAL INTERCONNECTION OF SEMICONDUCTOR DEVICE TO SELECTIVELY PERFORM METAL PLATING PROCESS
TURN BY TURN NAVIGATION SYSTEM AND NEXT INFORMATION GUIDE METHOD, ESPECIALLY INCLUDING TURN-BY-TURN GRAPHIC USER INTERFACE MODULE
METHOD AND SYSTEM FOR AUCTIONING SECURITIES THROUGH INTERNET USING DISCOUNT RATE AND CONDITION
DOOR ASSEMBLY INCLUDING FIRST GLASS, SECOND AND THIRD GLASSES, FRAME, SEAL PLATE, AND BRACKET ASSEMBLY
METHOD FOR FORMING COPPER ION BARRIER LAYER IN SINGLE DAMASCENE METHOD TO IMPROVE STABILITY OF CHARACTERISTIC AND OPERATION SPEED OF DEVICE
METHOD OF FORMING ISOLATION LAYER OF SEMICONDUCTOR DEVICE TO PREVENT REDUCTION OF HEIGHT OF ISOLATION LAYER
METHOD OF FABRICATING SEMICONDUCTOR DEVICE TO IMPROVE THERMAL STABILITY AND GOI CHARACTERISTIC, AND RESTRAIN VARIATION OF THRESHOLD VOLTAGES