发明名称 |
Logically disconnectable virtual-to-physical address translation unit and method for such disconnection |
摘要 |
A method and structure for logically disconnecting an on-chip virtual-to-physical address translation unit from a microprocessor by holding the dynamic circuits of the translation unit in precharged state. In one embodiment, the method and structure provide a fixed remapping for the virtual address. A powering down of the translation unit effects power savings when the translation unit is not required.
|
申请公布号 |
US5564052(A) |
申请公布日期 |
1996.10.08 |
申请号 |
US19940303272 |
申请日期 |
1994.09.07 |
申请人 |
INTEGRATED DEVICE TECHNOLOGY, INC. |
发明人 |
NGUYEN, DE H.;CHU, RAYMOND M. |
分类号 |
G06F12/08;G06F12/10;(IPC1-7):G06F1/32 |
主分类号 |
G06F12/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|