发明名称 Extended address, single and multiple bit microprocessor
摘要 The addressable memory space within the retrievable capacity of the microprocessor is necessarily limited by the bit length of the address word. This in turn, is limited by the bit length of the word which the microprocessor may compute or manipulate. By appropriate organization of multiple registers, an extended or expanded memory space may be achieved without the necessity of increasing the word length of the digital information manipulated by the microprocessor. In addition, the microprocessor can be fabricated to be capable of both eight bit and sixteen bit operation by appropriate organization and coordination of a plurality of register files. By virtue of this register file organization and coordination additional improved operations may be achieved, such as direct coupling by the microprocessor between the memory and separate dedicated data processing chips, simplified string instructions and the condensation of entire classes of instructions into single generic instruction formats.
申请公布号 US4449184(A) 申请公布日期 1984.05.15
申请号 US19810322471 申请日期 1981.11.18
申请人 INTEL CORPORATION 发明人 POHLMAN, III, WILLIAM;RAVENEL, III, BRUCE W.;MCKEVITT, III, JAMES F.;MORSE, STEPHEN P.
分类号 G06F9/30;G06F9/32;G06F9/355;G06F9/38;G06F12/06;(IPC1-7):G06F9/38 主分类号 G06F9/30
代理机构 代理人
主权项
地址