发明名称 |
Electronic system including high performance backplane driver/receiver circuits |
摘要 |
An electronic system such as a Single-Chip-Module (SCM), a Multi-Chip-Module (MCM), or a Board-Level-Product (BLP) includes a plurality of units which are interconnected by a terminated transmission bus line. Each unit includes a CMOS circuit, a terminated bus line for signal transmission, and a driver/receiver circuit which is spaced from the CMOS circuit on a substrate. A guard ring is formed around at least a part of the CMOS circuit which faces the driver/receiver circuit. The driver/receiver circuit includes a driver for receiving an input logic signal from the CMOS circuit and inducing a corresponding signal onto the bus line, and a receiver for receiving an output signal from the bus line and providing a corresponding output logic signal to the CMOS circuit. The receiver includes a receiver transistor having a gate electrically connected to the bus line and producing a current in relation to the received signal, a comparator for comparing a voltage level of the received signal to a reference voltage level and for splitting the current into a first path having a current inversely proportional to the received signal and a second path having a current in proportion to the received signal, an output section for providing the CMOS logic signal at a first logic state when the current in the first path is greater than the current in the second path, and for providing the CMOS logic signal at a second logic state when the current in the first path is less than the current in the second path.
|
申请公布号 |
US5754060(A) |
申请公布日期 |
1998.05.19 |
申请号 |
US19960747789 |
申请日期 |
1996.11.14 |
申请人 |
NGUYEN, TRUNG;WONG, ANTHONY YAP |
发明人 |
NGUYEN, TRUNG;WONG, ANTHONY YAP |
分类号 |
H03K19/003;H03K19/0185;(IPC1-7):H03K19/018;H03K19/094 |
主分类号 |
H03K19/003 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|