发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT AND SEMICONDUCTOR INTEGRATED CIRCUIT SYSTEM
摘要 <p>PROBLEM TO BE SOLVED: To reduce the skew of even a specific circuit which receives a signal outputted from the semiconductor integrated circuit not only by reducing the skew of the signal inputted from the specific circuit, but also by making use of skew information on the input signal for a signal outputted to the specific circuit. SOLUTION: This circuit 2 is equipped with a skew reducing circuit 5 which reduces the skews of a synchronizing clock CLK and signals ExtA2 and ExtB2 from the specific circuit 1. In this case, the skew reducing circuit 5 controls the phase of the signal outputted from the circuit 2 to the specific circuit 1 by using information for reducing the skews of the synchronizing clock CLK and input signals ExtA2 and ExtB2 of the specific circuit 1 to reduce the skews of the signals ExtA1 and ExtB1 received by the specific circuit 1.</p>
申请公布号 JPH1131024(A) 申请公布日期 1999.02.02
申请号 JP19970186699 申请日期 1997.07.11
申请人 FUJITSU LTD 发明人 FUJIOKA SHINYA
分类号 G06F1/10;G06F5/06;G11C7/10;G11C7/22;G11C11/401;G11C11/407;H03K19/003;H03K19/0175;(IPC1-7):G06F1/10;H03K19/017 主分类号 G06F1/10
代理机构 代理人
主权项
地址