发明名称 |
PHASE COMPENSATION CIRCUIT |
摘要 |
PURPOSE:To attain a clock regenerative circuit with very high reliability, by shifting a reference timing in a phase comparison circuit suitably in response to an input block signal, and obtaining correct phase error information at the output of the phase comparison circuit. CONSTITUTION:A phase detecting circuit 2 detects a phase difference between the input clock signal extracted from a receiving signal and the reference timing signal having almost equal frequency to the clock frequency for a period designated with a control signal G from a control circuit 4. Further, a phase shift circuit 5 gives a delay to a timing signal C from a signal input terminal 7 by using a phase difference signal K controlling the amount of phase shift for the purpose of phase shift and controls the phase of a phase comparison reference signal L for output so that the timing of the clock component is positioned at the center of the effective phase comparison range of a phase comparison circuit 6. Thus, correct phase error information is obtained at an output of the phase comparison circuit 6. |
申请公布号 |
JPS58204652(A) |
申请公布日期 |
1983.11.29 |
申请号 |
JP19820087746 |
申请日期 |
1982.05.24 |
申请人 |
NIPPON DENKI KK;NIHON DENKI ENGINEERING KK |
发明人 |
TAKAI HARUKI;MIURA MASAHIKO |
分类号 |
H03L7/00;H04L7/02;H04L7/027 |
主分类号 |
H03L7/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|