发明名称 |
Switched capacitance voltage multiplier with commutation |
摘要 |
A voltage multiplier is constructed using a series combination of capacitors and an associated switching circuit which provides for charging each capacitor in the series by sequentially connecting each capacitor to a d.c. input voltage. The d.c. input voltage of N volts is converted to an a.c. output voltage of peak-to-peak 2*(N+1) times the input voltage where N is the number of capacitors in the series. A pattern of sequential switching is chosen to generate a sequentially rising and falling voltage to form a half waveform. A commutator couples the half waveform to a pair of output terminals in an alternating polarity to form the completed a.c. output voltage.
|
申请公布号 |
US5481447(A) |
申请公布日期 |
1996.01.02 |
申请号 |
US19950431331 |
申请日期 |
1995.04.27 |
申请人 |
FLUKE CORPORATION |
发明人 |
CARIS, HUBERTUS A.;DOST, PAULUS J. M. |
分类号 |
H02M3/07;H02M7/48;(IPC1-7):H02M7/42 |
主分类号 |
H02M3/07 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|