摘要 |
The modem (300, 400) and method (700) of the present invention minimize the time required for the timing tracking system for phase lock loops in high speed modems, thus aiding systems that have short convergence periods in training. The present invention shortens the time for PLL convergence by initialized the PLL with values that approximate the actual timing frequency offsets. |