发明名称 MALFUNCTION DETECTION SYSTEM FOR MULTIPLIER TYPE DIVIDER
摘要 PURPOSE:To attain the detection of a malfunction at the outside of the malfunction detecting capability of a multiplier by deciding it as the occurrence of the malfunction when a scanned specific consecutive bit string does not satisfy all 0 or all 1. CONSTITUTION:The titled system consists of a divided register 1, a divider register 2, normalizing circuits 3, 4, an approximation inverse table storage unit 5, a multiplicand selection circuit 6, a multiplier selection circuit 7, a multiplicand register 8, a multiplier register 9, a multiplier 10, a multiplication result register 11, a bit string scanning circuit 12 and a malfunction decision circuit 13. Thus, whether a specific consecutive bit string among products outputted from the multiplier 10 is al 0 or all 1 is checked and when the condition is not satisfied, it is decided that the malfunction takes place.
申请公布号 JPS62119633(A) 申请公布日期 1987.05.30
申请号 JP19850258509 申请日期 1985.11.20
申请人 HITACHI LTD 发明人 NAKANO HIROSHI
分类号 G06F7/38;G06F7/483;G06F7/499;G06F7/52;G06F7/535;G06F11/00 主分类号 G06F7/38
代理机构 代理人
主权项
地址
您可能感兴趣的专利