发明名称 TASK SCHEDULING METHOD AND APPARATUS
摘要 A method of scheduling execution of a plurality of tasks by a processor, the processor having a processor memory, the processor being arranged to load into the processor memory, during execution of a current task, data for a task that is scheduled for execution after the processor has completed the current task, the method comprising the steps of: scheduling a next task for execution by the processor after the processor has completed a current task; and determining whether there is a high priority task to be executed by' the processor; the method being characterized by the steps of: if there is a high priority task to be executed by the processor: determining whether the processor has begun loading the data for the next task into the processor memory; and if the processor has not begun loading the data for the next task into the processor memory, scheduling the high priority task, instead of the next task, for execution by the processor after the processor has completed the current task.
申请公布号 WO2007104330(A1) 申请公布日期 2007.09.20
申请号 WO2006EP02362 申请日期 2006.03.15
申请人 FREESCALE SEMICONDUCTOR, INC.;FECIORU, MIHAI-DANIEL, M. 发明人 FECIORU, MIHAI-DANIEL, M.
分类号 G06F9/46 主分类号 G06F9/46
代理机构 代理人
主权项
地址