Integrated circuit package.

摘要

A full wafer packing technique for semiconductor devices is provided. The semiconductor wafer (12) is mounted on a substrate (10) wherein the coefficient of thermal expansion of the substrate is matched to that of the wafer. The wafer is also provided with at least one bus member (26) extending across the surface of the wafer to provide voltage power to the devices. Further, the packaging includes a cover (38), and a solid dielectric thermally conducting material (44) which is disposed between and the wafer and substrate and fills the space between the cover and wafer and substrate.