发明名称 |
METHOD AND APPARATUS FOR MINIMIZING SEMICONDUCTOR WAFER ARCING DURING SEMICONDUCTOR WAFER PROCESSING |
摘要 |
A method and apparatus for minimizing or eliminating arcing or dielectric breakdown across a wafer (26) during a semiconductor wafer processing step includes controlling the voltage across the wafer (26) so that arcing and/or dielectric breakdown does not occur. By using an electrostatic clamp (50) of the invention and by controlling the specific clamp voltage, the voltage across a wafer is kept below a threshold and thus, arcing and/or dielectric breakdown is reduced or eliminated.
|
申请公布号 |
CA2340718(A1) |
申请公布日期 |
2000.02.24 |
申请号 |
CA19992340718 |
申请日期 |
1999.07.06 |
申请人 |
TEGAL CORPORATION |
发明人 |
MEYER, JOHN A.;ATHAVALE, SATISH D.;JERDE, LESLIE G. |
分类号 |
H05H1/46;H01L21/302;H01L21/3065;H01L21/683;(IPC1-7):G01R31/26;H01L21/66 |
主分类号 |
H05H1/46 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|