发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT
摘要 PROBLEM TO BE SOLVED: To prevent a malfunction by suppressing occurrence of a power source noise and to make passessable sufficient voltage supply capability by generating a prescribed voltage with pumping timing being mutually different respectively. SOLUTION: The semiconductor integrated circuit is provided with an oscillation circuit 23 and plural voltage generating circuits 21. The oscillation circuit 23 generates a pulse signal OSC during an activating period of a control signal EN, the voltage generating circuits 21 generate the prescribed voltage V by receiving the pulse signal OSC. At the time, since each voltage generating circuit 21 is operated with pumping timing being mutually different respectively, the occurrence times of peak current of each voltage generating circuits 21 are mutually deviated. Consequently, the occurrence of a power source noise is lightened, and malfunction of an integrated circuit is prevented. Also, as voltage drop of a power source is lightened by deviating a occurrence time of a peak current, it is prevented that amplitude OSC of a pulse signal is made small.
申请公布号 JP2000285673(A) 申请公布日期 2000.10.13
申请号 JP19990084691 申请日期 1999.03.26
申请人 FUJITSU LTD 发明人 KITAMOTO AYAKO
分类号 G11C11/407;G11C11/408;H01L21/822;H01L21/8242;H01L27/04;H01L27/108;(IPC1-7):G11C11/407;H01L21/824 主分类号 G11C11/407
代理机构 代理人
主权项
地址