发明名称 NON-VOLATILE SEMICONDUCTOR MEMORY AND DATA ERASING METHOD FOR NON-VOLATILE SEMICONDUCTOR MEMORY
摘要 <p>PROBLEM TO BE SOLVED: To provide a flash memory in which an erasing time is shortened. SOLUTION: In a flow in which erasure is performed two times to narrow the distribution width of threshold voltage of a memory cell and to reduce the number of memory transistors being object of over-erase-verify. Erasure verify-voltage for the first time erasure (S41, S42) is made higher than that for the second time erasure (S44, S46). The number of erasure pulses at the second time erasure can be reduced, and an erasure time can be shortened further.</p>
申请公布号 JP2002157890(A) 申请公布日期 2002.05.31
申请号 JP20000349765 申请日期 2000.11.16
申请人 MITSUBISHI ELECTRIC CORP;MITSUBISHI ELECTRIC ENGINEERING CO LTD 发明人 MIYAWAKI YOSHIKAZU;SHIMIZU SATORU;OBA ATSUSHI;TOMOE MITSUHIRO
分类号 G11C16/02;G11C16/16;G11C16/34;(IPC1-7):G11C16/02 主分类号 G11C16/02
代理机构 代理人
主权项
地址