发明名称 OPERATING TIME MEASURING APPARATUS
摘要 PURPOSE:To achieve a shorter processing time and a higher measuring accuracy, by providing two memory circuits to enable the parallel performing of reading operation from a software and measuring operation of operating time pertaining an operating time measuring apparatus in an information processing system. CONSTITUTION:While reading from a software is not done, no address input signal 103 is inputted and a reading direction signal 105 is the logical '0'. A writing signal 104 in the operation of an operating time measuring apparatus is always given the logical '1' from outside. When reading is started from the software, an address input signal 103 for specifying address at which operating time information of an equipment to be measured intended to access from outside is stored and the reading direction signal 105 as the logical '1' are supplied. To the signals, only a selector circuit 6 and a memory circuit 5 responds and no other portions are affected. Thus, accumulating operation of operating time measurement for a memory circuit 4 is performed in parallel without being affected by software reading operation.
申请公布号 JPS61155791(A) 申请公布日期 1986.07.15
申请号 JP19840277396 申请日期 1984.12.27
申请人 NEC CORP 发明人 SUGAWARA YOSHINORI
分类号 G07C3/02;G04F10/00;G04F10/04 主分类号 G07C3/02
代理机构 代理人
主权项
地址