发明名称 Phase lock loop and the control method thereof
摘要 A phase lock loop and the control method thereof. The phase lock loop adjusts operating states automatically to generate a feedback clock for tracing a reference clock. The control method generates the first and second clocks corresponding to the highest and lowest frequency oscillating clocks respectively generated by the phase lock loop when operating in one of select states. The frequencies of the first and second clocks are compared to the frequency of the reference clock respectively, thereby holding the select state of the phase lock loop when the first, second, and reference clocks are in a first predetermined condition or changing the select state of the phase lock loop when in a second predetermined condition.
申请公布号 US7288997(B2) 申请公布日期 2007.10.30
申请号 US20050068622 申请日期 2005.02.28
申请人 VIA TECHNOLOGIES, INC. 发明人 CHEN PO-CHUN
分类号 H03L7/00 主分类号 H03L7/00
代理机构 代理人
主权项
地址