发明名称 Solder bump structure
摘要 A solder bump structure for electrically connecting a semiconductor chip to a package substrate comprises two layers formed on the chip 1 which is connected to an electrode 11 of a package substrate 10 in soldering. The lower layer 3a in the double-layer structure does not fuse in soldering, and a definite distance between the substrate and the chip can be secured. The upper layer 3b actually fuses in soldering and operates to electrically connect the bump to the electrode on the package substrate. The melting point of the lower layer is preferably at least 20 DEG C higher than that of the upper layer. <IMAGE>
申请公布号 EP0766310(A3) 申请公布日期 1999.03.03
申请号 EP19960306855 申请日期 1996.09.20
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 SAITOH, KAZUTO;SHOJI, REIJIRO
分类号 H01L21/60;H01L23/485 主分类号 H01L21/60
代理机构 代理人
主权项
地址