摘要 |
A method and apparatus for mitigating the history effect in silicon-on-insulator (SOI)-based circuitry, e.g., data interface circuitry operable as a single-ended off-chip signal receiver in a VLSI component such as a microprocessor. A sense amplifier (sense amp) latch circuit arrangement includes a sense amp operable to sense data and a latch operable to hold the sensed data. When data is available, the sense amp generates a pair of complementary data signals responsive to a control signal used for alternating the sense amp's operation between an evaluation phase and an equilibration (i.e., pre-charge) phase. A feedback circuit portion is operable to modify the control signal's logic state within a clock phase associated with one of the two complementary clocks provided to the interface circuitry. Since the equilibration phase is entered combinationally off the evaluation phase, both evaluation and equilibration can be triggered from the same clock edge.
|