发明名称 DATA PROCESSOR
摘要 PURPOSE:To decrease the reduction in the overhead, by storing the information where the exception of instructions stored in a cache memory is already checked and referencing the information for eliminating the check of exception again >=twice. CONSTITUTION:The content of a cache memory 2 storing a copy of instruction information of a main storage device 1 is transferred to an operation execution section 14 via an instruction buffer 6 and an instruction register 8, the exception of instruction checked, and when normal check is finished, the completion of check is stored in a buffer 24 storing the completion of check information via a normal check FF20 and a completion of check information storage circuit 21. Further, every time an instruction from the buffer 6 is read out in the register 8, the buffer 24 is referenced and when the information is the exception after check, a program start address producing circuit 16 is controlled via an FF25 after check and the recheck is jumped. Thus, the recheck of exception >= twice is not done and the overhead of the controller is reduced.
申请公布号 JPS58215779(A) 申请公布日期 1983.12.15
申请号 JP19820096243 申请日期 1982.06.07
申请人 NIPPON DENKI KK 发明人 HANATANI SHIYUUICHI
分类号 G06F12/08;G06F13/00 主分类号 G06F12/08
代理机构 代理人
主权项
地址