发明名称 |
Infinite impulse response multiplierless digital filter architecture |
摘要 |
A multiplierless IIR filter incorporates power-of-two coefficients to perform shift operations to reduce space and increase speed. To optimize performance, a genetic algorithm generates the power-of-two coefficients. The filter architecture includes shift registers to receive input samples and previous outputs. A shifter stage is employed to perform shift operations for the input samples and previous outputs based on corresponding power-of-two coefficients. Products are added by parallelism and sequential pipelining to produce an output.
|
申请公布号 |
US7289558(B2) |
申请公布日期 |
2007.10.30 |
申请号 |
US20030615004 |
申请日期 |
2003.07.08 |
申请人 |
UTAH STATE UNIVERSITY |
发明人 |
BOSE TAMAL;SHAW ALAN W.;SHARMA CHIRAG RAMGOPAL;THAMVICHAI RATCHANEEKORN |
分类号 |
H03H7/40;H03H17/02;H03H17/04;H03K5/159 |
主分类号 |
H03H7/40 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|