发明名称 I/O circuit using low voltage transistors which can tolerate high voltages even when power supplies are powered off
摘要 An apparatus for providing bias voltages for input/output (I/O) connections on low voltage integrated circuits. In one embodiment, the invention comprises an I/O pad, a pull-down transistor device that has a protective transistor coupled to said I/O pad, and a pull-up transistor device that has a second protective transistor, coupled to said I/O pad. A first switch coupled to the first protective transistor is responsive to a first supply voltage, a second supply voltage, and a reference voltage. Likewise, a second switch coupled to the second protective transistor is responsive to the first supply voltage and the reference voltage. A first self-bias circuit is also coupled to the first switch, wherein said the self-bias circuit uses a voltage at said I/O pad to bias the first protective transistor when both of the first and second supply voltages are powered off. Likewise, a second self-bias circuit coupled to the second switch, wherein the second self-bias circuit also uses the voltage at the I/O pad and an output of the first self bias circuit, to bias the second protective transistor when the first supply voltage is powered off.
申请公布号 US6859074(B2) 申请公布日期 2005.02.22
申请号 US20030617874 申请日期 2003.07.14
申请人 BROADCOM CORPORATION 发明人 AJIT JANARDHANAN S.
分类号 H03K19/003;(IPC1-7):H03B1/00 主分类号 H03K19/003
代理机构 代理人
主权项
地址
您可能感兴趣的专利