| 摘要 |
A comparison circuit which is both window addressable and content addressable, the circuit including comparison elements which include a pair of match transistors which isolate outputs indicating whether an input is not greater than stored data and whether an input is not less than stored data from an output indicating whether an input is equal to stored data.
|
