发明名称 LOGARITHMIC AMPLIFIER CIRCUIT WITH AMPLIFYING AND RECTIFYING CIRCUITS
摘要 PROBLEM TO BE SOLVED: To obtain a logarithmic amplifier circuit which is suitably realizes on a semiconductor circuit and with a low temperature dependence of the logarithmic characteristic of an output signal. SOLUTION: Each of amplifying and rectifying circuits S1 to Sn is constituted of a MOS differential pair 4 consisting of MOS transistors M1 and M2, and a triple tail cell 5 consisting of MOS transistors M5 to M7 and a constant current source 1. MOS transistors M3 and M4 are provided as the loads of the differential pair 4, and MOS transistors M8 and M9 are provided as the loads of the cell 5. The gates of the MOS transistors M5 and M6 form an input terminal, while the drains of M5 and M6 form an amplifying output terminal and the drain of M7 forms a rectifying output terminal.
申请公布号 JPH11251853(A) 申请公布日期 1999.09.17
申请号 JP19980054039 申请日期 1998.03.05
申请人 NEC CORP 发明人 KIMURA KATSUHARU
分类号 H03G11/08;G06G7/24;H03F1/30;H03F3/45;H03G3/10;H03G7/00 主分类号 H03G11/08
代理机构 代理人
主权项
地址