发明名称 METHOD FOR FORMING SEMICONDUCTOR DEVICE
摘要 PURPOSE: A manufacturing method of a semiconductor unit is provided to secure margin for metallic wiring process by reducing the pitch between cell region and peripheral circuit region. CONSTITUTION: A first interlayer dielectric is formed at a peripheral circuit region before a charge storage electrode is formed at a cell region. The level of the first interlayer dielectric is set identical with that of the charge storage electrode. An etching barrier film is formed on the entire structure. After a second interlayer dielectric is formed on the entire structure, the second interlayer dielectric is etched selectively to open a charge storage electrode region. A charge storage electrode pattern is formed by filling a conduction film at the charge storage electrode region and removing the second interlayer dielectric with the same level of the first interlayer dielectric of the peripheral circuit region. The exposed etching barrier film is removed after removing the second inter-layer insulation film.
申请公布号 KR100257752(B1) 申请公布日期 2000.06.01
申请号 KR19970077898 申请日期 1997.12.30
申请人 HYUNDAI ELECTRONICS IND. CO.,LTD. 发明人 LEE, BYUNG-CHEOL
分类号 H01L27/108;(IPC1-7):H01L27/108 主分类号 H01L27/108
代理机构 代理人
主权项
地址
您可能感兴趣的专利